## SA's Leading Past Year

## Exam Paper Portal

## STUD.Y

# You have Downloaded, yet Another Great Resource to assist you with your Studies : 

Thank You for Supporting SA Exam Papers

Your Leading Past Year Exam Paper Resource Portal

Visit us @ www.saexampapers.co.za


> SAEAMM RADPERES

## basic education

Department:
Basic Education
REPUBLIC OF SOUTH AFRICA

## NATIONAL SENIOR CERTIFICATE

## GRADE 12



MARKS: 200

These marking guidelines consist of 16 pages.

## INSTRUCTIONS TO THE MARKERS

1. All questions with multiple answers imply that any relevant, acceptable answer should be considered.
2. Calculations:
2.1 All calculations must show the formulae.
2.2 Substitution of values must be done correctly.
2.3 All answers MUST contain the correct unit to be considered.
2.4 Alternative methods must be considered, provided that the correct answer is obtained.
2.5 Where an incorrect answer could be carried over to the next step, the first answer will be deemed incorrect. However, should the incorrect answer be carried over correctly, the marker has to recalculate the values, using the incorrect answer from the first calculation. If correctly used, the candidate should receive the full marks for subsequent calculations.
2.6 Markers should consider when and where a candidate has rounded off in a calculation, as well as the subsequent effect it has on the final answer obtained. The calculation should therefore be awarded marks on merit.
3. These marking guidelines are only a guide with model answers. Alternative interpretations must be considered and marked on merit. However, this principle should be applied consistently throughout the marking session at ALL marking centres.

## QUESTION 1: OCCUPATIONAL HEALTH AND SAFETY

1.1 - An employee with a sense of teamwork helps a team to meet its goals.

- Teamwork helps a team deliver quality work.
- Teamwork can win the respect of your co-workers.
- Working together as a team can improve discipline in the workshop.
- Teamwork will lead to improved productivity.
1.2 1.2.1 The purpose of the Act is to:
- Provide for health and safety of persons at work.
- Protect against hazards arising from the activities of other people at work.
- Establish an advisory council for occupational health and safety and related matters.
- Provide for health and safety for persons in connection with the use of plant and machinery
1.2.2 Workplace can be defined as any premises or place where a person performs work $\checkmark$ during the time of his employment.
1.3 1.3.1 Employee. $\checkmark$ Learner, Supervisor, Team leader, Safety representative
1.3.2 Health and safety representative. $\checkmark$ Inspector.
1.4 - Remain calm.
- Stop whatever you are doing.
- Switch off machinery.
- Notify a responsible adult or teacher.
- If there is an emergency stop nearby activate it if necessary.
- Move in an orderly manner to the nearest assembly point.

NOTE: Procedure can be listed in any order

## QUESTION 2: SWITCHING CIRCUITS (GENERIC)

2.1
2.1.1 A - Bistable multivibrator

B - Monostable multivibrator $\checkmark$
2.1.2


2 marks = 1 mark for each correct half cycle
If waveform is correctly drawn but inverted, 2 marks will be awarded
NOTE: Due to the +V instead of -V typo on the answer sheet, the following responses are also accepted.

2.2 2.2.1 Resistors $R_{1}$ and $R_{2}$ are pull-up resistors. $\checkmark \checkmark$

Resistors $R_{1}$ and $R_{2}$ will hold both trigger pin 2 and reset pin 4 high.
2.2.2 Trigger pin 2 will be pulled low $\checkmark$ and cause the IC output to 'flip' and rise high $\checkmark$ turning the LED on $\checkmark$ When set switch $S_{1}$ is pressed,
2.2.3 Threshold pin 6 is purposely held at $0 \vee \checkmark$ causing the IC not to reset, $\checkmark$ keeping the output high $\checkmark$ when $S_{1}$ is pressed.
$\begin{aligned} \text { 2.3.1 } & \begin{array}{l}\text { The output signal represents an inverting } \\ \text { because the output signal is inverted } \checkmark \\ \end{array}\end{aligned}$
2.3.1 The output signal represents an inverting Schmitt trigger $\checkmark$
because the output signal is inverted $\checkmark$ with reference to the input signal.

## OR

The output signal is at $-V_{c c}$ when triggered by the upper trigger voltage and swings to $+\mathrm{V}_{\mathrm{cc}}$ when triggered by the lower trigger voltage.
(2)

2.3.2


NOTE: Where a portion of the circuit is incorrect, the learner will lose those marks and will be awarded marks for the correct section / labels.
Any 7 correct labels
2.4 2.4.1 Inverting $\checkmark$ comparator $\checkmark$
2.4.2


1 mark = inversion
1 mark = correct wave shape
2 marks = 1 mark for each correct trigger point.
2.4.3 Change the connection of resistor $\mathrm{R}_{1} \checkmark$ from the positive supply to the negative supply.
2.5 2.5.1 The gain of the amplifier is determined by the ratio $\checkmark$ of the feedback resistance $\checkmark$ to the input resistance of each branch. NOTE: Writing the formula only = 1 mark.
2.5.2

$$
\begin{aligned}
V_{\text {OUT }} & =-\left(V_{1} \frac{R_{F}}{R_{1}}+V_{2} \frac{R_{F}}{R_{2}}+V_{3} \frac{R_{F}}{R_{3}}\right) \\
& =-\left(0,3 \times \frac{100 \times 10^{3}}{20 \times 10^{3}}+0,5 \times \frac{100 \times 10^{3}}{20 \times 10^{3}}+0,4 \times \frac{100 \times 10^{3}}{20 \times 10^{3}}\right) \\
& =-6 \mathrm{~V}
\end{aligned}
$$

NOTE: If the - sign is omitted in the answer, it is incorrect because it is an inverting summing amplifier.
2.5.3 The amplifier is not saturated because the output voltage is less $\checkmark$ than the supply voltage.
2.5.4

$$
\begin{align*}
\mathrm{V}_{\text {OUT }} & =\mathrm{V}_{\text {IN }} \times \text { Gain }  \tag{2}\\
\text { Gain } \mathrm{A}_{\mathrm{V}} & =\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \\
& =\frac{\mathrm{V}_{\text {OUT }}}{\left(\mathrm{V}_{1}+\mathrm{V}_{2}+\mathrm{V}_{3}\right)} \\
& =\frac{-6}{(0,3+0,5+0,4)} \\
& =-5 \tag{3}
\end{align*}
$$

2.5.5 With a variable resistor in the feedback loop, the gain $\checkmark$ of the amplifier can be varied / controlled.
2.5.6 If $R_{2}$ is changed to $10 \mathrm{k} \Omega$, the gain for $\mathrm{V}_{2}$ will increase $\checkmark$ causing the total output voltage to increase.
2.6 2.6.1 RC passive $\checkmark$ differentiator $\checkmark$

NOTE: RC circuit = 1mark
2.6.2


1 mark = positive pulse
1 mark = negative pulse
1 mark = correct orientation
2.6.3 If the circuit time constant is increased, the capacitor will discharge slower $\checkmark$ producing a sagging square wave.
NOTE: If the learner draws the waveform and label correctly, mark on merit.
2.7 2.7.1 $\quad C_{F}$ provides a feedback connection from output to input. $\checkmark$
2.7.2 The inputs draw zero current.

The two inputs possess the same voltage at all times.
The capacitor will charge at a constant rate when a constant current is supplied.
NOTE: If the learner gives a correct account of the operation of the integrator as applied with the 741 op-amp, the answer must be marked on merit.
2.7.3


2 marks = correct labelling
2 marks $=1$ mark for each correct half cycle
NOTE: The wave must be drawn correct before marks can be awarded for labelling.

## QUESTION 3: SEMICONDUCTOR DEVICES

3.1 3.1.1 Pin 1 is identified by being the first pin to the left and below the indentation.

OR
Being closest to the dot in the body.
3.1.2 Input stage $\checkmark$ or differential amplifier

Intermediate stage $\checkmark$ or high gain differential amplifier
Output stage $\checkmark$ or common collector
3.1.3 - It stabilises the amplifier.

- Distortion of the output signal is reduced.
- The bandwidth increases.
3.2 3.2.1

$$
\begin{align*}
V_{\text {OUT }} & =V_{I N} \times\left(-\frac{R_{F}}{R_{\text {IN }}}\right)  \tag{2}\\
& =2 \times\left(-\frac{100 \times 10^{3}}{12 \times 10^{3}}\right) \\
& =-16,67 \mathrm{~V}
\end{align*}
$$

3.2.2 The amplifier is driven into saturation $\checkmark$ which causes the tops and bottoms to be clipped.
NOTE: If the learner identified that the input is fed into the inverting input, there will be a 180 degree phase shift on the output $=2$ marks
3.2.3 +15 volts $\checkmark \quad-15$ volts $\checkmark$
3.3 3.3.1 Dual in-line $\checkmark$ package
3.3.2 Astable mode $\checkmark$

Monostable mode $\checkmark$
Bistable mode $\checkmark$
3.3.3 $5 \vee \checkmark$
3.4 When the trigger voltage rises above the threshold voltage, the output of a 555 timer will change state $\checkmark$ from high to low.
NOTE: If the answer is given as "Switch off" only = 1 mark

## QUESTION 4: DIGITAL AND SEQUENTIAL DEVICES

4.1 Polarisation $\checkmark$

## $4.2 \quad 4.2 .1$



1 mark for inputs $A, B$
1 mark for inverters (NOT gates)
1 mark for outputs
1 mark for AND gates
1 mark each for connections
NOTE: Where a portion of the circuit is incorrect, he/she will lose those marks and will be awarded marks for the correct section / labels.

OR

4.2.2

| Inputs |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathbf{B}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ |
| 0 | 0 | $1 \checkmark$ | 0 | 0 | 0 |
| 0 | 1 | 0 | $1 \checkmark$ | 0 | 0 |
| 1 | 0 | 0 | 0 | $1 \checkmark$ | 0 |
| 1 | 1 | 0 | 0 | 0 | $1 \checkmark$ |

TABLE 4.2.2
4.3 4.3.1 Clock $\checkmark$
4.3.2 The driver transistors are used to feed each LED in the display separately $\checkmark$ to ensure that all bars of a number are illuminated $\checkmark$ to the same level. $\checkmark$
4.3.3

| Inputs |  |  |  | Outputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | D | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ | $\mathbf{d}$ | $\mathbf{e}$ | $\mathbf{f}$ | $\mathbf{g}$ |  |  |
| 0 | 1 | 0 | 1 | 1 | $0 \checkmark$ | 1 | $1 \checkmark$ | $0 \checkmark$ | $1 \checkmark$ | 1 |  |  |

$4.4 \quad 4.4 .1$


OR

4.4.2

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\boldsymbol{\Sigma}$ | $\mathbf{C}_{\boldsymbol{o}}$ |
| 0 | 0 | 0 | $0 \checkmark$ |
| 0 | 1 | $1 \checkmark$ | 0 |
| 1 | 0 | 1 | $0 \checkmark$ |
| 1 | 1 | $0 \checkmark$ | 1 |

TABLE 4.4.2
$4.5 \quad 4.5 .1$


1 mark for input gate $S$
1 mark for input gate R
1 mark for output gate Q
1 mark for output gate $\bar{Q}$
1 mark for latch
1 mark for clock connection
NOTE: Where a portion of the circuit is incorrect, the learner will lose those marks and will be awarded marks for the correct section / labels.

4.5.2

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLK | $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q}$ |  |
| $\Omega$ | 0 | 0 | NO CHANGE |  |
| $\Omega$ | 0 | 1 | $0 \checkmark$ | $1 \checkmark$ |
| $\Omega$ | 1 | 0 | $1 \checkmark$ | $0 \checkmark$ |
| $\Omega$ | 1 | 1 | INDETERMINATE |  |

4.6 Frequency divider $\checkmark$

Decade counter $\checkmark$
Binary coded decimal (BCD) counter
4.7 - When a logic low ' 0 ' is applied to the circuit it has no effect on the JK flip-flop. $\checkmark$

- When a logic high is applied to the inputs, the J and K inputs of each stage are held high '1'
- Turning them each into a single stage 'toggle' that will respond to the status of its preceding stage, $\checkmark$
- After a clock pulse is only applied on the first flip flop it will change state.
- Going high '1' on the first pulse and low '0' on the next pulse. $\checkmark$
- Rather than allow the counter to run through its full count term, a NAND gate is added with its two inputs connected to the outputs of the first and fourth flip-flop.
- Once the count reaches 1001 (decimal 9) the NAND gate's output will trigger low '0' thus activating the 'clear' inputs of each flip-flop,
- Re-setting them all to zero. $\checkmark$ and the process repeats itself.

NOTE: Although the following statement is wrong, if the learner writes it in the place of the second bullet, a mark must be awarded, because it is wrongly stated in the prescribed textbook

- When a logic high ' 1 ' is applied to the circuit it immediately clears or resets the flip-flop back to its original position.


### 4.8 4.8.1 Parallel-in; Serial-out shift register $\checkmark$

$$
\begin{array}{ll}
\text { 4.8.2 } & \text { A }=\text { Clock } \checkmark,  \tag{1}\\
& B=4 \text {-bit Parallel Data Input } \checkmark \\
& B=\text { Input, Parallel Data Input }=1
\end{array}
$$

4.8.3 In the Parallel-in Serial-out shift register all four bits of the data are introduced to the register at the same time in parallel. $\checkmark$
4.8.4 It is shifted out, one bit at a time $\checkmark$ controlled by the clock input cycle.
4.8.5 The circuit enables parallel data $\checkmark$ to be converted $\checkmark$ into serial format. $\checkmark$

## OR

The circuit enables parallel data, like an 8-bit word

- to be converted into serial format, or
- to mix a number of input lines together into a single stream of data
- that can be sent directly to a computer or be transmitted over a communication line.


## QUESTION 5: MICROCONTROLLERS

5.1 A microcontroller is a computer presented in a single integrated circuit $\checkmark$ which is dedicated to perform a task/s $\checkmark$ and execute one specific application. OR
A microcontroller is an independent device, a computer on a chip that can perform a limited range of functions without needing to rely on other chips or devices.
5.2 5.2.1 First, it fetches instructions and data from memory. $\checkmark$ It then decodes $\checkmark$ the instructions which are written in binary code, then it executes $\checkmark$ the instruction before starting the cycle all over again.

OR
The operating cycle of a CPU follows a 'fetch-decode-execute' cycle. The operating cycle of a CPU follows a 'Input-Process-Output' cycle.
5.2.2 The CIR holds the instruction $\checkmark$ that is currently being executed $\checkmark$ at a specific address.

OR

- The Current Instruction Register (CIR) splits the instruction into two parts.
- One part is decoded by the control unit ready for execution.
- The other part is the address of the data stored that needs to be used together with that instruction.
5.2.3 The ADC detects a continuously variable (analogue) signal and changes $\checkmark$ this analogue signal, $\checkmark$ without altering its essential content, into a multi-level (digital) signal.
5.2.4 - The timer is programmed to count to a predetermined number.
- Data is fed into the CIR via the MDB in parallel. $\checkmark$
- The clock pulses together with the number being counted to determine the time duration.
- When the 8 -bit count finally overflows the register, an output signal is generated on the following clock pulse. $\checkmark$
- This could trigger an interrupt in the processor or set a bit that the processor can read.
- Once done the register is cleared on the next clock pulse. $\checkmark$

OR
The timer accepts data, one bit at a time, controlled by the pulse rate of the clock, incrementing (adding one by one) for each pulse until the register overflows.
5.3 - The RAM stores all the data that is required to be processed by the CPU during the execution of programmes.

OR

- RAM can both read and write data into it.
- It can hold programmes, operating systems and data required by the system.
5.4 5.4.1 • Simplex $\checkmark$
- Duplex $\checkmark$
- Half-duplex
- Full-duplex
5.4.2 • Faster $\checkmark$
- Higher Bandwidth $\checkmark$ (More bits can be transferred in a shorter time)
5.4.3 - The system needs a clock signal to both transmitter and receiver. $\checkmark$
- It operates on a primary/secondary configuration where one system (the transmitter) has control over the operation and the receiver is the secondary.
- The systems need to be synchronised.
5.5 - Inter-integrated bus $\left(I^{2} \mathrm{C}\right)$ is a powerful two wire bus $\checkmark$
- That can support up to one thousand slave devices $\checkmark$
- as well as supporting the communication of multiple masters $\checkmark$
- Which, cannot talk to each other over the bus and have to take turns in using the bus lines.
- $\quad I^{2} C$ uses start and stop sequences between masters and slaves over a two wire system.
- It works on a master-slave principle.
5.6 5.6.1 Master $\checkmark$
5.6.2 Serial Clock Line $\checkmark$
5.6.3 Pull-up resistors, connected to a +5 V supply, are necessary for the lines (SCL and SDA) $\checkmark$ to go high.
5.6.4 A slave cannot initiate a transfer over the $\mathrm{I}^{2} \mathrm{C}$ bus.

A slave interprets instructions received by the master.
5.6.5 - $\mathrm{I}^{2} \mathrm{C}$ requires only two wires

- $\quad I^{2} \mathrm{C}$ supports multiple devices on the same bus without additional select lines $\checkmark$
- $\quad I^{2} \mathrm{C}$ ensures that data sent is received by the slave device.
- $I^{2} \mathrm{C}$ is cheaper to implement
- $\quad I^{2} \mathrm{C}$ supports multiple master devices
- $\quad I^{2} \mathrm{C}$ is less susceptible to noise than SPI
5.7 5.7.1 Logic '1' between -3 V and $-25 \mathrm{~V} \checkmark$

Logic '0' between +3 V and $+25 \mathrm{~V} \checkmark$
5.7.2 Used in low-data-rate short range applications such as;

- printers, $\checkmark$
- modems, $\checkmark$
- data projectors, $\checkmark$
- CNC machine tools
5.8 5.8.1 A program is a sequence of instructions $\checkmark$ that informs a computer how to perform a task.
5.8.2 A flow diagram is a visual representation of steps and decisions $\checkmark$ needed to perform and complete a process.
5.9


NOTE: Each design must be assessed on merit and variations should be allowed.

