

You have Downloaded, yet Another Great Resource to assist you with your Studies ③

Thank You for Supporting SA Exam Papers

Your Leading Past Year Exam Paper Resource Portal

Visit us @ www.saexampapers.co.za







basic education

Department: Basic Education **REPUBLIC OF SOUTH AFRICA**

SENIOR CERTIFICATE EXAMINATIONS/ NATIONAL SENIOR CERTIFICATE EXAMINATIONS

ELECTRICAL TECHNOLOGY: DIGITAL ELECTRONICS

2021

MARKING GUIDELINES

MARKS: 200

These marking guidelines consist of 15 pages.

Copyright reserved

Please turn over

INSTRUCTIONS TO THE MARKERS


- 1. All questions with multiple answers imply that any relevant, acceptable answer should be considered.
- 2. Calculations:
 - 2.1 All calculations must show the formulae.
 - 2.2 Substitution of values must be done correctly.
 - 2.3 All answers MUST contain the correct unit to be considered.
 - 2.4 Alternative methods must be considered, provided that the correct answer is obtained.
 - 2.5 Where an incorrect answer could be carried over to the next step, the first answer will be deemed incorrect. However, should the incorrect answer be carried over correctly, the marker has to recalculate the values, using the incorrect answer from the first calculation. If correctly used, the candidate should receive the full marks for subsequent calculations.
- 3. This memorandum is only a guide with model answers. Alternative interpretations must be considered and marked on merit. However, this principle should be applied consistently throughout the marking session at ALL marking centres.

QUESTION 1: OCCUPATIONAL HEALTH AND SAFETY

1.1	'Safe' means free from any hazard. 🗸					
1.2	Discipline. ✓ Sense of teamwork. ✓ Emphasis on quality. Integrity. Sense of responsibility.					
1.3	The use of power tools. ✓ The handling of hand tools. The use of etching acid and other chemicals.					
1.4	to drowsi	tilation reduces the correct amount of oxygen ✓ which might lead ness. ✓ protocols also refer to proper ventilation that must be adhered to.	(2)			
1.5	To take reasonable care for the health and safety of himself/herself and others who may be affected by his/her act. \checkmark Cooperate with the employer or persons to enable that any duty given by the employer to the employee shall be performed or complied with according to the requirements and procedures. \checkmark					
1.6	Human rights ensure human dignity \checkmark and that people are treated with respect and not exploited. \checkmark					
QUEST	ION 2: SW	/ITCHING CIRCUITS				
2.1	2.1.1	Bistable multivibrator.	(1)			
	2.1.2	A positive pulse.✓	(1)			
	2.1.3	The 741 Op-amp acts as a comparator ✓ that compares the two voltages on its input. It acts as an amplifier ✓ for the input signals that drives the output to one of its saturation states.	(2)			
	2.1.4	LED1 (red). 🗸	(1)			
	2.1.5	Positive. 🗸	(1)			


2.2 2.2.1 +9 V. ✓ (1)

2.2.3 The circuit output will change state only when a trigger pulse greater than $-V_{ref} \checkmark$ is applied to the inverting input. \checkmark (2)



2.3.2 The output will keep on oscillating between high and low states because both the trigger pin 2 and threshold pin 6 ✓ is connected to the top of the timing capacitor. ✓

2.3.3



NOTE: The circuit connection must be correct before allocating marks to components.

The supplies should be indicated for the Op-amp to be accepted as correct.

(6)

(1)

(2)

(2)

(3)

- 2.4 The signal is fed into the inverting input of the Op-amp which acts as a • comparator, comparing the voltages on its two input terminals.
 - The difference on the two input terminals drives the output of the • Op-amp into one of its saturation states.
 - This output is divided across the two resistors R_F and R₁ into a fraction which is fed back to the non-inverting input. \checkmark
 - The voltage on the non-inverting input determines (sets) the lower and ٠ upper trigger voltage levels.
 - The voltage on the inverting input is compared to the voltage on the non-• inverting input (trigger voltage level), if it's lower than the trigger voltage level, the output is driven into positive saturation.
 - If it is higher than the trigger voltage, it is driven into negative saturation. \checkmark (6) •

OR

2.5 2.5.1 A summing amplifier is used to add two or more different input signals ✓ to create one amplified output signal. ✓

2.5.2
$$V_{OUT} = -(V_1 + V_2 + V_3)$$

= $-(0,5+1,2+0,9)$
= $-2,6V$

$$V_{OUT} = -\left(V_1 \times \frac{R_F}{R_1} + V_2 \times \frac{R_F}{R_2} + V_3 \times \frac{R_F}{R_3}\right)$$
$$= -\left[\left(0.5 \times \frac{20000}{20000}\right) + \left(1.2 \times \frac{20000}{20000}\right) + \left(0.9 \times \frac{20000}{20000}\right)\right]$$
$$= -2.6 \text{ V}$$

2.5.3

$$V_{OUT} = -\left(V_{1} \times \frac{R_{F}}{R_{1}} + V_{2} \times \frac{R_{F}}{R_{2}} + V_{3} \times \frac{R_{F}}{R_{3}}\right)$$

$$= -\left[\left(0.5 \times \frac{40000}{5000}\right) + \left(1.2 \times \frac{40000}{10000}\right) + \left(0.9 \times \frac{40000}{20000}\right)\right]$$

$$= -10.6 \text{ V} \qquad (3)$$

OR

2.5.4

$$V_{OUT} = -\left(V_{1} \times \frac{R_{F}}{R_{1}} + V_{2} \times \frac{R_{F}}{R_{2}} + V_{3} \times \frac{R_{F}}{R_{3}}\right) \qquad \checkmark$$
$$R_{F} = \frac{-V_{OUT}}{\left(\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{3}}\right)}$$
$$= \frac{10.4}{\left(\frac{0.5}{20000} + \frac{1.2}{20000} + \frac{0.9}{20000}\right)} \qquad \checkmark$$
$$= 80 \, k\Omega$$

(3)

$$A_{V} = -\left(\frac{R_{F}}{R_{IN}}\right)$$
$$R_{F} = A_{V} \times R_{IN}$$
$$= 4 \times 20000$$
$$= 80000\Omega$$
$$= 80 \text{ k}\Omega$$

NOTE: A resistance cannot be negative, that is the reason why the negative sign is omitted in the substitution stage. The negative sign only shows inversion of the output signal.

2.5.5

$$A_{V} = -\left(\frac{V_{OUT}}{V_{IN}}\right)$$

$$= -\left(\frac{V_{OUT}}{V_{1} + V_{2} + V_{3}}\right)$$

$$= -\left(\frac{5,2}{0,5 + 1,2 + 0}\right)$$

$$= -\left(\frac{V_{OUT}}{V_1 + V_2 + V_3}\right)$$
$$= -\left(\frac{5,2}{0,5 + 1,2 + 0,9}\right)$$
$$= -2$$


- 2.6.2 With a long time constant the left hand plate of the capacitor immediately charges up to positive potential, \checkmark thereafter the right hand plate slowly discharges </ and before it is completely discharged the polarity of the input swings to the opposite potential. \checkmark The capacitor then immediately charges to negative potential again and the process repeats itself.
- 2.6.3 To convert ✓ square waves into triangular waves ✓ To change the shape of one type of wave to another wave. (2)

DBE/2021

(2)

(3)

(3)



- Infinite gain. ✓
 Infinite input impedance. ✓
 Zero output impedance. ✓
 Infinite Bandwidth. ✓
 Infinite common mode rejection ratio.
 Unconditional stability.
- 3.2 3.2.1 $A_{v} = 1 + \frac{R_{f}}{R_{in}}$ $= 1 + \frac{50000}{10000}$ = 6

3.2.3 If the value of the feedback resistor is decreased the gain of the amplifier will decrease ✓ causing the output voltage to decrease. ✓

3.3 3.3.1 Pin 2 = Trigger input.
$$\checkmark$$

- 3.3.2 This pin sets the voltage at which the 555 IC will trigger. It is used to maintain ✓ the voltage across the timing capacitor ✓ which is discharged through pin 7. ✓
- 3.3.3 The 555 IC can operate from power supply voltages of between +5 V ✓ and +18 V. ✓
- 3.3.4 In this mode the 555 timer is astable ('free running'), therefore its output will continuously toggle between High and Low ✓ thus generating a continuous train of square-wave pulses. ✓

(4)

(3)

(2)

(1)

(2)

(2) [**20**]

QUESTION 4: DIGITAL AND SEQUENTIAL DEVICES

4.1	Liquid Crystal display (LCD) 🗸	
	Light emitting diode (LED) 🗸	(2)

- 4.2 The anodes of all the LEDs are connected together ✓ on the positive voltage rail.✓
- 4.3 Current sinking ✓ digital output.
- 4.4 Light waves travel naturally in both horizontal and vertical planes ✓ but when passed through a grid that only allows a single plane of light to pass ✓ while all other light planes are stopped, ✓ the light is said to be polarised.

Polarisation of light is when the light passes through a filter which allows only a single plane of light to pass through and blocks the other planes of light.

4.5 4.5.1 Decoder 🗸

4.5.2

4.6

Inp	uts	Outputs				
Α	В	0	1	2	3	
0	0	1	0	0	0	
0	1	0	1	01	0	
1	0	0	0	1	0 🗸	
1	1	0	0	0	1 🗸	

(3)


(8)

(2)


(1)

(3)

(1)








Copyright reserved

Please turn over






4.8

MODE OF	INPUTS			OUTPUTS	
OPERATION	CLK	J	К	Q	Q
HOLD	Г	0	0	No Ch	nange
RESET		0	1	0√	1√
SET		1	0	1√	0√
TOGGLE		1	1	Change to opposite state	

4.9



(7)

(4)

 4.10 Asynchronous ✓/ Ripple Synchronous ✓ Up/down Down Self-stopping Decade / BCD

(2)

(2)

(1)

(6)

(2)

(2)

- 4.11 Combinational logic circuits use AND, OR and NOT gates (logic gates) ✓ as their basic elements.
 Sequential logic circuits rely on the flip-flop ✓ as its basic building elements.
- 4.12 4.12.1 Three-bit synchronous down counter. ✓
 - 4.12.2

CLOCK	BINARY COUNT SEQUENCE			
PULSES	С	В	А	
0	0	0	0	
1	1	1	1	
2	1	1	0 🗸	
3	1	0	1 🗸	
4	1 🗸	0	0	
5	0	1 🗸	1	
6	0	1	0 🗸	
7	0	0	1	
8	0	0	0 🗸	

- 4.13 Serial in : Parallel out shift register (SIPO) ✓ Parallel – in : Serial – out shift Register (PISO) ✓ Parallel – in : Parallel – out shift Register (PIPO)
- 4.14 4.14.1 A = Serial data in \checkmark B = Clock \checkmark
 - 4.14.2 The bits are loaded into the register one bit at a time ✓ usually from the left, ✓ moving the data from one flip-flop to the next flip flop ✓ for every clock pulse. ✓ This register will require 4 clock pulses to shift four bits in and 4 clock pulses to shift four bits out of the register. ✓

For example, a four-bit number such as 1111 will need four clock pulses to be loaded into the register and another four clock pulses for the number to move out in a serial manner.

(5) **[55]** cs 12 SC/NSC – Marking Guidelines


QUESTION 5: MICROCONTROLLERS

5.1	5.1.1	Microcontroller 🗸	(1)
	5.1.2	ROM - Read Only memory. 🗸	(1)
	5.1.3	Random Access Memory. 🗸	(1)
	5.1.4	This is a fast, temporary memory that allows information to be stored \checkmark and retrieved by the system as it operates. \checkmark	(2)
5.2	5.2.1	Discrete logic consists of a single processor \checkmark with many separate logic chips. \checkmark	
		Discrete logic is a term that refers to logic circuits that consists of many separate logic components.	(2)
	5.2.2	Integrated logic consists of the entire processor \checkmark on a single chip. \checkmark	(2)
5.3	5.3.1	Memory Address Register (MAR) ✓ Memory Data Register (MDR) Current Instruction Register (CIR)	(4)
		Program counter	(1)
	5.3.2	The accumulator stores data \checkmark that is needed for any arithmetic operation. \checkmark	(2)
5.4	5.4.1	It is used to pass information, data and instructions \checkmark between the respective parts of the microcontroller \checkmark as well as to communicate with the 'outside world' through input and output ports. \checkmark	(3)
	5.4.2	Control bus ✓ Data bus ✓ Address bus ✓	(3)
	5.4.3	Supports a higher data transfer rate. \checkmark The sender and the receiver uses the same clock pulse. \checkmark	(2)
	5.4.4	Requires more communication lines. ✓ Requires more space. ✓ Requires larger connections.	(2)
5.5	5.5.1	A UART converts parallel data \checkmark from the host processor \checkmark into a serial data stream. \checkmark	(3)
	5.5.2	Serial Peripheral Interface (SPI) ✓ Inter-Integrated Bus (I ² C) ✓	(2)


Electric	al Technolo	ogy: Digital Electronics 13 SC/NSC – Marking Guidelines	DBE/2021	
5.6	5.6.1	Logic '1' = less than -200 mV ✓ Logic '0' = greater than +200 mV ✓		(2)
	5.6.2	To connect the following to the main frame: Point of sale terminals. ✓ Metering instruments. ✓ Large special automated machines. ✓		(3)
	5.6.3	Simplex data communication is where all data and information transmitter to receiver. \checkmark Half duplex communication is where the two devices take communicating, \checkmark one after the other. \checkmark	turn in	(4)
5.7	5.7.1	A program is a sequence of instructions \checkmark that tells a comp perform a task. \checkmark		(2)
	5.7.2	A flow diagram is a visual representation of the sequence of ste decisions ✓ needed to perform and complete a process. ✓	•	(2)
	5.7.3	Debugging is the process of identifying \checkmark and removing \checkmark errors		(2)
5.8	5.8.1	Process element 🗸		(1)
	5.8.2	Data element 🗸		(1)
	5.8.3	Decision element 🗸		(1)

14 SC/NSC - Marking Guidelines





NOTE: If a Yes/No is indicated at the correct place, a maximum of 1 mark is allocated for the Yes/No decisions. (10)



[55]